15nm Gate Length Planar CMOS Transistor

Bin Yu, Haihong Wang, Amol Joshi*, Qi Xiang, Effiong Ibok, Ming-Ren Lin

Strategic Technology Group, Advanced Micro Devices, Sunnyvale, CA 94088, USA

* Dept. of Electrical Engineering, Stanford University, Palo Alto, CA 94305, USA

Abstract

Continued scaling of mainstream planar CMOS transistor technology into the deep-sub-100nm regime is increasingly challenging but possible. In this paper, we report bulk-silicon planar CMOS transistors with the physical gate length scaled down to 15nm. Gate delays (CV/I) of 0.29ps for n-channel FET and 0.68ps for p-channel FET are achieved at a supply voltage of 0.8V. Energy-delay products are 42pJ-ps/m for n-channel FET and 97pJ-ps/m for p-channel FET, respectively. To our knowledge, these numbers are the best reported to date.

Introduction

The 2001 ITRS roadmap declares the continual scaling of CMOS for five more generations in the sub-100nm regime. CMOS scaling is at a critical juncture, forcing differences from the classic physical scaling methodology used to date. Approaching the fundamental limits of transistor drives the industry and research community to actively search for alternative materials and new device architectures.

The great momentum of IC industry, however, will push the existing planar CMOS technology down to its physical limit. Significant device design and process barriers must be overcome in order for transistors to meet the ITRS targets. In this late-news paper, we report aggressively scaled planar CMOS transistors, with discussion on the major fabrication challenges, device scalability and performance.

Design & Fabrication

Physical Gate Length Scaling

The new ITRS roadmap specifies more aggressive Lg scaling than the last version. Industry tends to outpace the roadmap, especially for high-performance products (Fig.1). Lithography will advance from 248nm to 193nm or 157nm in the near future. Fig.2 illustrates a MOS transistor with a gate length of 15nm, patterned by 248nm DUV lithography. Fig.3 and 4 show the MOS transistor's I-V electrical characteristics. The drive currents of 615μA/μm (n-FET) and 265μA/μm (p-FET) are measured at Vdd=0.8V, with loft <500nA/μm for both devices. The transistors are the smallest planar CMOS devices reported to date. For transistors with such small Lg, control of gate line edge roughness (LER) is very important. Device off-state leakage current increases due to large LER and makes transistor design more difficult.

Gate Dielectrics Scaling

High-k dielectric and metal gate will be needed to meet the 6Å EOT (11Å inversion CET) target for 15nm CMOS according to 1TRS 2001 roadmap (Fig.5). In this experiment, poly-Si gate and 8Å EOT (14Å physical) nitride/oxynitride (N/O) stack were used as the gate stack; see Fig.6. Rapid oxygen diffusion into the gate edge during poly-Si sidewall

oxidation results in excessive gate edge oxidation in such a small device (Fig.1). Aggressive EOT scaling of the N/O gate dielectric stack is limited by increased tunneling leakage and channel mobility degradation.

Ultra-Shallow Junction

Ultra-shallow and highly activated source/drain extension is vital to control the short-channel effects. Traditional RTA is limited by dopant solid-solubility. By using amorphization implant along with low-Dt process, lower sheet resistance is attained for shallower junction. Further reduction of X₁-Rsh would possibly need non-conventional technique such as laser anneal that has "zero" Dt and super-activation feature [18]

Channel Design

Channel profile design to control short-channel effect is extremely important in sub-20nm planar transistors. The advantages of steep retrograde wells diminish CMOS as Lg shrinks. Reduced Dt is needed to make a highly compact and ultra-shallow halo profile. Less dopant activation in the junctions due to reduced Dt is among the challenges.

Salicide

NiSi is used due to its better scalability for sub-50nm CMOS [7]. NiSi also allows low-thermal budget in the fabrication process, minimizing the dopant diffusion and deactivation in poly-Si gate and source/drain junctions.

Performance & Scalability

Both vertical and lateral electric fields increase as a result of aggressive CMOS dimensional scaling (Figs.7-8). The drive current per unit gate capacitance increases largely due to the relaxation of loff tolerance for deeply scaled devices (Fig.9). In the new ITRS roadmap, the transistor lon target is lifted as a result of relaxed loff spec to ensure sufficient gate over-drive. The maturity of critical process elements such as gate stack with ultra-thin CET and ultra-shallow highly activated junctions is critical in order to achieve the performance goal as well as to control the short-channel effects.

Significant reduction of gate delay (CV/I) and energydelay product results from the aggressive transistor scaling. The 15nm CMOS devices exhibit gate delays of 0.29ps for nchannel FET and 0.68ps for p-channel FET at a supply voltage of 0.8V (Fig.10). Energy-delay products are 42pI-ps/m for n-FET and 97pI-ps/m for p-FET, respectively (Fig.11).

Summary

We have demonstrated planar CMOS with a physical gate length of 15nm. Record gate delay and energy-delay product were achieved. Continued efforts on critical elements such as high-k gate dielectric, metal gate electrode and ultra-shallow junction will drive planar CMOS, as a mainstream technology for high-performance ICs, to its physical scaling limit.

0-7803-7050-3/01/\$10.00 ©2001 IEEE

11.7.1

IEDM 01-937





Capacitor Test Structures for C-V Measurements on CMOS Devices with Sub-20 A Oxides

Ahmed, K., Ibox, E., Hauser, J., Conexant Systems, Inc., Newport Seach, CA, USA

This paper appears in: Solid, State Device Research Conference, 2000, Proceeding of the 30th European

Issue Date: 11-13 September 2000 On page(s): 308 - 311 Print ISBN: 2-86332-248-6

Digital Object Identifien 10.1109/ESSDER C.2000.194776

Date of Current Version: 17 October 2005

Costimization of Gate Leakage and MBTI for Plasma Nithded Gate Oxides by Numer canadid Analytica Mades. Itiam. A.E. Gusta, G. Anmed, K.Z. Managatra, S. Alam, M.A.

Section Devices, Tee Transactions on On cage(s): 1143—1152. Valume: St Issue: 5, May 2008 Abstract (Eur Text: PDF (969kB)).

On Cage(s): 1143—1152. Valume: St Issue: 5, May 2008 Abstract (Eur Text: PDF (969kB)).





Biowie : Forterenes - Jean e Researt Conference Gr

Sub-100 nm nMOSFETs with direct tunneling thermal, nitrous and nitric oxides

Yeas, G.C. F., Klang Q. 'Song, M. Ahmed K.; Bang D. 150K E. Lin, M. R.; Adv. Micro Devices Inc., Sunniverse, CA

This paper appears in: Device Research Conference Digest, 1995, 55th Annua

On page(s): 15 Location: Charlottesville, VA

Meeting Date: 27 Jun 1998-24 Jun 1998 Print ISBN: 0-7803-4995-4

References Cited: 7

INSPEC Accession Number: 5159793

Digital Object Identifier: 15.1159-080.1998.731599

Date of Current Version: 06 August 2002

Performance and reliability of sub-100 nm gate length devices using a dual gate and shallow trench isolated CMCS technology were investigated. Ultra-thin direct tunneling (DT) thermal, nitrious and nitric oxides as thin as 1.3 nm are used. Only N-MOS device results are reported here. The ultra thin LPT gate oxides are produced by a furnace oxidation with a dilute oxygen flow. Nitrous and nitric oxides are formed respectively by N,C and NO treatments. The sub-100 nm gate length is realized by a resist trimming technique combined with deep ultraviolet lithography. For the 90 nm gate length (CD SEM) MOSFET with 2.2 nm physical thickness (TEM) of nitrous oxide on the source/drain (S/D) area. produced here, the poly profile is almost vertical and the poly gate etch has high selectivity to avoid S/D gate oxide pitting, even with oxide thickness down to 1 3 nm

INDEX TERMS

Controlled Indexing

IOSEET dissipativation films, petching i isolation technology, hanote dinology, nitridation, lovidation, semiconductor device reliability, semiconductor device testing , tunneling , ultraviolet ithography

1.5 mm, 180 mm, 2.2 mm, 90 mm, CD SEM, MOSFET, NIMOS device, N.O. N.O. treatment, D., N.O. treatment, D., S.O. gate axide dating. S.
S.O. S. S.O.Y. S. TEM ideas urbay-loat tengraphy, diseasy year flow, direct tunneling after exide, ideal funneling storage axide dated tunneling storage axide. A solid pate shallow trench isolated CMOS technology, turnace exidetation, gate length, inMOSFETS, notice exidet, infortact exidet, also vide any small exidetation, contact the contact and are supported by the contact and are supported Some object whosey was device will work treatment NO NO treatment D. 50 date as de pitting S.

CITING DOCUMENTS

- 1. Hat carrier degradation of HESON gate deserte criwith IN a ectrode. Simil J.H. Broang Hun Lee Rino Cho. Seang Chul Sang Bertukar, C. Device and Materials Reliability, 1888 Transactions on
 - On page(s): 177 182 , Volume: 5 Issue: 2, June 2005 Abstract (Ful Text: PDF (565KB)
- 2. Impact of tunnel currents and channel resistance on the characterisation of channel inversion layer charge and polythicon gate depletion of sub 20 A gate ox de MOSFETs, Anmed, K. Ibak, E. Yeap, G.C. F. Q klang Ogle, E. Wortman, J.J. Hauser, J.R.

Hectron Devices, IEEE Transactions on

On page(s): 1950 | 1955 | Volume: 48 Issue: S. Aug 1999 Abstract (Full Text: FDF (212KB)

- 1. A comparative study of gate direct tunneling and drain leakage currents in n MOSFET's with sub-Jinn gate axides. Yang N. Henson, W.K. Wortman, J.J. Bectron Devices, 166F Transactions on
 - On page(s): 1636 1644 , Volume: 47 Issue: 9 Aug 2000
 - Abstract (Full Text: FDF (236KB)
- 4. Projecting Matrine of deep submicron MOSFET's, Ermon Li Rosenbaum, E. Jiang Tao. Reng Fang

Bectron Devices, 1888 Transactions on

On page(s): 671 - 678 ; Volume: 48 Issue: 4, Apr 2001 Abstract (Full Text: PDF (196KB)